Nehalem (microarchitecture)

Nehalem

Logo for Core i7 Bloomfield processors
General Info
Launched	November 11, 2008; 11 years ago
Performance
Max. CPU clock rate	1.06 GHz to 3.33 GHz
Cache
L1 cache	64 KB per core
L2 cache	256 KB per core
L3 cache	4 MB to 24 MB shared
Architecture and classification
Architecture	Nehalem x86
Instructions	MMX
Extensions	x86-64, Intel 64 SSE, SSE2, SSE3, SSSE3, SSE4, SSE4.1, SSE4.2 VT-x, VT-d
Physical specifications
Transistors	731M to 2300M 45 nm
Cores	2-6 (4-8 Xeon)
Socket(s)	LGA 1156 LGA 1366 LGA 1567 µPGA 988
Products, models, variants
Model(s)	Pentium, Core, Core in and Xeon Series
History
Predecessor	Core (tock) Penryn (tick)
Successor	Westmere (tick) Sandy Bridge (tock)

Nehalem /nəˈheɪləm/^[1] is the codename for an Intel processor microarchitecture released in November 2008.^[2] Nehalem was used in the first generation of the Intel Core processors (Core i7 and i5, with Core i3 being based on the subsequent Westmere and Sandy Bridge designs). Nehalem is the successor to the older Core microarchitecture (Intel Core 2 processors).^[3]

The Intel codename “Nehalem” was taken from the Nehalem River.^[4][5] It is an architecture that differs radically from Netburst, while retaining some of the latter’s minor features. Nehalem-based microprocessors use the 45 nm process, run at higher clock speeds, and are more energy-efficient than Penryn microprocessors. Hyper-threading is reintroduced, along with a reduction in L2 cache size, as well as an enlarged L3 cache that is shared among all cores.

Nehalem was replaced with the Sandy Bridge microarchitecture, released in January 2011.

Technology[edit]

• Cache line block on L2/L3 cache was reduced from 128 bytes in Netburst & Conroe/Penryn to 64 bytes per line in this generation (same size as Yonah and Pentium M).
• Hyper-threading reintroduced.
• Intel Turbo Boost 1.0.^[6]
• 4–12 MB L3 cache
• Instruction Fetch Unit (IFU) containing second-level branch predictor with two level Branch Target Buffer (BTB) and Return Stack Buffer (RSB). Nehalem also supports all predictor types previously used in Intel’s processors like Indirect Predictor and Loop Detector.^[7]
• Second level unified (i.e. both instructions and data) TLB that contains 512 entries for small pages only, and is again 4 way associative.^[8]
• 3 integer ALU, 2 vector ALU and 2 AGU per core.^[9]
• Native (all processor cores on a single die) quad- and octa-core processors
• Intel QuickPath Interconnect in high-end models replacing the legacy front side bus
• 64 KB L1 cache per core (32 KB L1 data and 32 KB L1 instruction), and 256 KB L2 cache per core.
• Integration of PCI Express and DMI into the processor in mid-range models, replacing the northbridge
• Integrated memory controller supporting two or three memory channels of DDR3 SDRAM or four FB-DIMM2 channels
• Second-generation Intel Virtualization Technology, which introduced Extended Page Table support, virtual processor identifiers (VPIDs), and non-maskable interrupt-window exiting ^[10]
• SSE4.2 and POPCNT instructions
• Macro-op fusion now works in 64-bit mode.
• 20 to 24 pipeline stages^[11]

Translation lookaside buffer sizes^[12]

Cache		Page Size
Name	Level	4 KB	2 MB
DTLB	1st	64	32
ITLB	1st	128	7 / logical core
STLB	2nd	512	none

Performance and power improvements[edit]

It has been reported that Nehalem has a focus on performance, thus the increased core size.^[13] Compared to Penryn, Nehalem has:

• 10–25% better single-threaded performance / 20–100% better multithreaded performance at the same power level
• 30% lower power consumption for the same performance
• On average, Nehalem provides a 15–20% clock-for-clock increase in performance per core.

Overclocking is possible with Bloomfield processors and the X58 chipset. Lynnfield processors use a PCH removing the need for a northbridge.^[14]

Nehalem processors incorporate SSE 4.2 SIMD instructions, adding seven new instructions to the SSE 4.1 set in the Core 2 series. The Nehalem architecture reduces atomic operation latency by 50% in an attempt to eliminate overhead on atomic operations such as the LOCK CMPXCHG compare-and-swap instruction.^[15]

Variants[edit]

• Lynnfield processors feature 16 PCIe lanes, which can be used in 1×16 or 2×8 configuration.
• ¹ 6500 series scalable up to 2 sockets, 7500 series scalable up to 4/8 sockets.^[16]

Server and desktop processors[edit]

• Intel states the Gainestown processors have six memory channels. Gainestown processors have dual QPI links and have a separate set of memory registers for each link in effect, a multiplexed six-channel system.^[29][30]

Mobile processors[edit]

Roadmap[edit]

The successor to Nehalem and Westmere is Sandy Bridge.

See also[edit]

• List of Intel CPU microarchitectures
• Tick–tock model